Toshiba develops 40nm semiconductor design tool

1 Comment

Toshiba Corp. has developed a simulation tool that can help improve yield when manufacturing semiconductor devices with a 40nm design rule. To improve the performance of transistors fabricated with 40nm circuit widths, the silicon wafer is subjected to high pressure and then instantly heated to around 1,000 C. During heating, the silicon expands, which can cause tiny crystal fissures and other defects that lower the yield of good chips.

Toshiba has developed software to simulate the process and predict the occurrence of crystal defects. With this information in hand, the transistors can be redesigned and the simulation run again and again until the defect rate is reduced and the yield boosted to nearly 100 percent. Using this software, Toshiba was able to determine that almost no crystal defects would occur if the surface area of the silicon-germanium pushing against the silicon in the transistor was reduced by 78 percent. The company calculates that 40nm SRAM could be made with a 100 percent yield by introducing this design change.


©2021 GPlusMedia Inc.

1 Comment
Login to comment

That's an oddly technical article in an otherwise non-technical news site. And its also quite flawed. This simulation method will not lead to 100% yield. It will help improve the yield due to a specific defect type, but not all other defects.

0 ( +0 / -0 )

Login to leave a comment

Facebook users

Use your Facebook account to login or register with JapanToday. By doing so, you will also receive an email inviting you to receive our news alerts.

Facebook Connect

Login with your JapanToday account

User registration

Articles, Offers & Useful Resources

A mix of what's trending on our other sites